Issue Type: | Improvement |
---|---|
Priority: | 4 - Normal |
Status: | Resolved |
Created at: | 2019-04-09T00:54:20.611Z |
Updated at: | 2019-04-23T00:07:52.512Z |
Created by: | Former user |
---|---|
Reported by: | Former user |
Assigned to: | Former user |
Fixed: A fix for this issue is checked into the tree and tested.
(Resolution Date: 2019-04-23T00:07:42.206Z)
2019-04-25 Queen of Jordan (Release Date: 2019-04-25)
OS-6229 introduced the idea of capturing the speed and lane widths of various PCIe devices. We should update this to now include PCIe gen 4 speeds.
I tested this by rebooting several machines with different classes of PCI express devices present and verifying that we still detected the right values. Unfortunately, we didn't have a PCIe gen 4 device, so I couldn't confirm that this did work. There was also additional testing in the context of OS-7719 that exercised this.
illumos-joyent commit 73131413e33d27e27d3f8b79bfcfe92cbbbd1b2f (branch master, by Robert Mustacchi)
OS-7715 Update PCIe capability headers for PCIe 4.x
OS-7716 Record PCIe gen 4 caps
Reviewed by: Mike Zeller <mike.zeller@joyent.com>
Reviewed by: Dan McDonald <danmcd@joyent.com>
Approved by: Jerry Jelinek <jerry.jelinek@joyent.com>